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[571 ABSTRACT 
A method for testing electrical connectivity between con- 
ductive structures on a chip that is preferably layered with 
conductive and nonconductive layers. The method includes 
determining the layer on which each structure is located and 
defining the perimeter of each structure. Conductive layer 
connections between each of the layers are determined, and, 
for each structure, the points of intersection between the 
perimeter of that structure and the perimeter of each other 
structure on the chip are also determined. Finally, electrical 
connections between the structures are determined using the 
points of intersection and the conductive layer connections. 
19 Claims, 11 Drawing Sheets 
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Accordingly, the inventors recognized the need for a 
method to test the electrical connectivity on chips that have 
no active electrical devices and/or no capacitors or induc- 
tors. 
It is an object of the present invention to provide a method 
for testing and verifying electrical connections between 
conductive structures on a chip consisting of a network of 
conductive structures. 
It is a further object of the present invention to provide a 
method for constructing a linked path of conductive struc- 
tures between probe pads on a chip with no active electrical 
devices and/or no capacitors or inductors. 
It is yet another object of the present invention to test the 
designs of a chip having no active electrical devices and no 
capacitors or inductors to ensure that probe pads are cor- 
rectly linked on each layer and between layers of the chip. 
In accordance with the present invention, a method is 
provided for determining electrical connectivity on a chip. 
The method includes providing a chip devoid of active 
electrical devices and devoid of capacitors and inductors and 
2o having multiple layers and multiple conductive structures. 
The method further includes determining the layer on which 
each conductive structure is located, determining whether 
any conductive layer connections exist between the plurality 
of layers, and determining which conductive structures are 
Another embodiment of the present invention is a method 
for testing electrical connections between conductive struc- 
tures on a chip having multiple layers. The conductive 
structures include polygonal conductive structures, each of 
30 which is located on a known layer. The method includes 
determining, for each polygonal conductive structure, a set 
of line segments defining its perimeter. The method further 
includes determining conductive layer connections between 
each of the layers, and determining, for each polygonal 
3s conductive structure, points of intersection between the set 
of line segments defining the perimeter of that structure and 
the set of line segments of all other structures on the chip. 
The method also includes testing electrical connections 
between conductive structures using the conductive layer 
connections and the points of intersection. 
Another embodiment of the present invention is a method 
for finding electrical short circuits on a microchip having 
electrically interconnected conductive structures. Each con- 
ductive structure has a perimeter, and the microchip has 
multiple layers. The conductive structures include vias 
4s between at least some of the layers. The method includes 
determining a set of vertices along the perimeter of each 
conductive structure. The method further includes 
determining, for each conductive structure, a set of line 
segments connecting its vertices and thereby defining its 
SO perimeter. The method also includes determining points of 
intersection between the set of line segments for each 
conductive structure to locate overlapping conductive 
structures, and locating the vias by determining the conduc- 
tive structures, if any, that are contained within the set of line 
ss segments of another conductive structure. Finally, the 
method includes checking continuity of an electrical path 
between conductive structures using the points of intersec- 
tion and the vias. 
The details of the preferred embodiment of the present 
6o invention are set forth in the accompanying drawings and 
the description below. Once the details of the invention are 
known, numerous additional innovations and changes will 
become obvious to one skilled in the art. 
BRIEF DESCRIPTION OF THE DRAWINGS 
These and other aspects of the invention will now be 
described in detail with reference to the accompanying 
drawings, wherein: 
5 
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CHIP CONNECTIVITY VERIFICATION 
PROGRAM 
STATEMENT AS TO FEDERALLY SPONSORED 
RESEARCH 
The invention described herein was made in the perfor- 
mance of work under a NASA contract and is subject to the 
provisions of Public Law 96-517 (35 U.S.C. 9202), in which 
the Contractor has elected to retain title. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
This invention relates to a method for testing electrical 
connectivity on a chip. More particularly, this invention 
relates to a method for testing electrical connectivity 
between conductive structures on a chip that has no active 
electrical devices. 
2. Background and Summary 
Integrated circuit chips generally include layers of con- 
ductive and nonconductive materials, sandwiched together. 
The chips generally have a number of probes or connectors 
that connect the chip to external devices. Each layer may 
include many elements, including active electrical devices 
(such as transistors), capacitors, inductors, conductive wire 
runs, conductive vias through the layer, and the like. Com- 
binations of these elements may be interconnected to elec- 
trically connect various probes to one another. 
Integrated circuit chips must be tested for design flaws 
before production. For example, electrical connections 
between various probes on a chip must be tested to deter- 
mine if any unwanted short or open circuits exist between 
the probes. 
Thus, methods have been developed for testing electrical 
connectivity on integrated circuit chips. Computerized test- 
ing methods exist for chips with layers that include active 
electrical devices, capacitors, and inductors. 
Chips have recently been developed, however, that have 
no active electrical devices and no capacitors or inductors. 
These chips, known generally as Magnetic Memory Design 
(“MMD”) chips, are presently used for data storage. An 
MMD chip, like conventional chips, has probe pads that 
connect the MMD chip to external devices. The probe pads 
are interconnected by a network of conductive structures, 
including polygonal structures and wire runs, which are 
located on stacked conductive layers. The conductive layers 
are generally separated by nonconductive (or insulating) 
layers. 
Conventional MMD chips are not highly complex. They 
have only a few layers and a few conductive structures on 
each layer. As a result, the electrical connectivity between 
probe pads and other conductive structures on conventional 
MMD chips has been tested by hand, with little risk of error. 
Recently, however, highly-complex MMD chips have 
been developed that have many conductive layers, many 
small conductive structures formed on those layers, and 
many probe pads. Consequently, conventional hand-testing 
for electrical connectivity is unreliable, impractical, and 
uneconomical for these new MMD chips. In addition, com- 
puterized methods for testing chips that have active electri- 
cal devices, capacitors, and/or inductors do not work for 
MMD chips. Those methods rely on the existence of at least 
some active electrical devices, capacitors, and/or inductors 
on the chip. The absence of such devices on MMD chips 
causes conventional computerized testing methods to regis- 
ter short circuits between electrically connected probe pads 
and other conductive structures. 
5,949,986 
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FIG. 1 is a flow diagram showing the preferred embodi- 
ment of the present invention. 
FIG. 2A is a flow diagram showing the steps for defining 
the perimeter and layer of a conductive structure in accor- 
dance with the present invention. 
FIG. 2B is a flow diagram showing the steps for deter- 
mining vertices around the perimeter of a polygonal struc- 
ture in accordance with the present invention. 
FIG. 2C is a graph showing an exemplary wire structure 
with three bends along its length. 
FIG. 2D is a graphical representation of a wire structure 
with a bend along its length. 
FIG. 2E is a flow diagram showing the steps for deter- 
mining the vertices of a wire structure with a bend along its 
length in accordance with the present invention. 
FIG. 3 is a flow diagram showing the steps for testing all 
structures on the chip for connectivity to other structures in 
accordance with the present invention. 
FIG. 4 is a flow diagram showing the steps for locating via 
structures by determining whether a suspected via is con- 
tained within another structure according to the present 
invention. 
FIG. 5 is a perspective cut-away view of an exemplary 
chip consisting of a network of conductive structures elec- 
trically connecting conductive probe pads. 
FIG. 6 is a schematic block diagram of a programmable 
computer suitable for executing computer programs accord- 
ing to the present invention. 
DETAILED DESCRIPTION OF THE 
INVENTION 
Throughout this description, the preferred embodiment 
and examples shown should be considered as exemplars, 
rather than as limitations on the present invention. 
The present invention is a method for testing electrical 
connections between conductive structures on a chip that has 
no active electrical devices and no inductors or capacitors. 
The method is preferably used for testing MMD chips, but 
may also be used to test any chip consisting of a network of 
conductive structures electrically connecting external elec- 
trical connectors (such as probe pads). A preferred embodi- 
ment of the method is shown in the flow diagram of FIG. 1 
and is designated generally by reference numeral 100. 
A chip is first designed (102), and a data file is then 
created (104) that contains data pertaining to the chip design. 
The chip data includes information about the layers of the 
chip and the conductive structures formed on the layers. 
Next, the perimeter and layer of each structure on the chip 
are determined (106) using the data file. The layer connec- 
tions between each conductive layer are determined (108), 
and all structures on the chip are tested (110) to find 
connections to other structures. All possible connective 
paths are then located using recursive techniques (112). 
Each step will now be described in greater detail. 
The chip may be designed (102) by computer aided 
design (CAD) techniques. The preferred embodiment 
employs L-EDIT for chip design, although other CAD tools 
may be used. L-EDIT may be used to design complex 
MMD-type chips that have multiple probe pads, multiple 
conductive and non-conductive layers, many conductive 
layer connections, and many conductive structures formed 
on each conductive layer. 
An exemplary MMD chip of high complexity is the 
Vertical Bloch Line (“VBL”) chip. VBL chips include an 
4 
external, magnetized garnet layer. Asandwich of conductive 
(e.g., metal) layers and insulating (e.g., glass) layers are then 
built on top of the garnet layer. A variety of conductive 
structures, including boxes, polygons, and wires, may be 
s formed on each conductive layer by etching away portions 
of the conductive layer, leaving only the conductive struc- 
tures. The conductive layers may be interconnected by layer 
connections, including conductive via structures, which are 
formed on a specific conductive layer known as a “via 
i o  layer.” The VBL chips are connected to external devices by 
probe pads, which are interconnected by the polygonal 
structures, layer connections, and vias. The high complexity 
of VBL chips makes hand-testing for electrical continuity 
unreliable and impractical. Accordingly, the method of the 
is present invention was developed to test continuity on VBL 
and other MMD-type chips. 
VBL chips may be used as digital memory devices. 
Regions of the garnet layer are created where the magnetic 
field is different from the remainder of the garnet layer. 
20 These regions, known as “bubbles,” may themselves con- 
stitute an element of memory (i.e., a bit), or each bubble may 
contain multiple elements of memory (e.g., a byte). Various 
probe pads can then be electrically connected, and currents 
can be pulsed through the interconnected probe pads. Puls- 
2s ing currents in this way may alter the location of the bubbles 
on the garnet layer, may alter their configuration, may 
destroy them, or may create new ones. Modifying the 
bubbles changes the contents of the chip’s memory. 
A data file is preferably created (104) after designing the 
30 chip. The data file includes information about the layers of 
the chip, conductive connections between the layers, probe 
pads, conductive structures on each layer, and the like. The 
data file is used to test the electrical connections between 
structures and between probe pads to find unwanted design 
3s errors, such as short circuits or open circuits. Preferably, the 
data file is created in the CalTech Intermediate Form (CIF) 
format. The CIF graphics format is described in detail in 
“Introduction to VLSI Systems,” by Carver Mead and Lynn 
Conway, published by Addison-Wesley Publication Co, 
40 1980. It will be recognized, however, that other suitable 
formats exist. 
The CIF files describe every geometric structure in the 
chip design and the layer on which each structure is located. 
For example, the CIF may contain structures in the form of 
boxes, polygons, and wires. The CIF file for boxes has the 
following format: 
Indicator (“B”), Length, Width, Center-X, Center-Y 
The CIF file for polygons has the following, different 
Indicator (“P’), Point-X1, Point-Y1, Point-X2, Point- 
4s 
so format: 
Y2 , .  . . 
Finally, the CIF file for wires has the following format: 
Indicator (“W’), Width, Point-X1, Point-Y1, Point- 
These formats set forth above are merely exemplary, and 
it will be understood that alternative formats exist. For 
example, the polygon format could be used generically to 
encompass wires and boxes. The formats are used to aid in 
60 determining equations that define (or at least approximate) 
the perimeter of the various structures on the chip, as will be 
described in further detail below. It will also be understood 
that the present invention is not limited to polygonal struc- 
tures and can be used with curved structures. The term 
65 “curved structure,” as used in this description, refers to any 
structure of which at least a portion of its perimeter is 
non-linear. Examples of such curved structures include 
ss X2, Point-Y2, . . . 
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circles, ellipsoids, paraboloids, and the like. The present 
invention accounts for curved structures by determining an 
equation defining (or approximating) the perimeter of the 
curved structure, as will be explained below. 
FIG. 2A is a flow diagram showing details of the step 
(106) for defining the perimeter and layer of each structure 
on the chip. The structures may include polygonal 
structures-such as boxes, wires, and other polygons- 
curved structures, vias, and probe pads. The layer on which 
each structure is located is then identified (202). The layer is 
preferably known from the design of the chip and is part of 
the CIF file. The structure is examined (204) to determine if 
it is a polygonal or a curved structure. Step (204) is optional, 
however, as the chip may be designed only with polygonal 
structures or only with curved structures. The vertices 
around the perimeter of each polygonal structure are deter- 
mined (206). Then, line segments connecting the vertices are 
defined (208). The line segments define (or closely 
approximate) the perimeter of the polygonal structures. 
The method determines at least one equation (210) for 
each curved structure that defines (or at least approximates) 
the perimeter of the curved structure. The perimeter of a 
curved structure may be defined by several different curves, 
in which case an equation is determined in step (210) for 
each curve. Also, curved structures may be partly curved and 
partly linear, in which case step (210) may involve several 
substeps, including determining vertices for the linear 
portion, determining line segments connecting the vertices, 
and determining an equation for each curved portion. 
FIG. 2B is a flow diagram showing in greater detail the 
step (206) of determining the vertices of a polygon. The 
polygon is checked (220) to determine whether it is a wire. 
A non-wire polygon is checked (222) to determine whether 
it is a box (i.e., rectangular) if a CIF file is being used. Boxes 
are converted (224) into vertices using the CIF file width, 
length, and center point data. The CIF file points defining the 
perimeter of a non-box polygon become its vertices (226). 
Wire polygons are converted (228) into vertices using the 
width and perimeter data points of the wire. 
FIG. 2C graphically shows how an exemplary wire struc- 
ture 250 is converted (step 224) from the CIF file format into 
a set of vertices around the perimeter of the wire 250. The 
CIF file data for the wire 250 constitutes the wire width, W, 
which in this case is 10 units, and five coordinate points 
along the length, and at the center, of the wire 250. The five 
coordinate points correspond to end points 251, 255 of the 
wire 250 and three bends 252-254 in the wire 250. The CIF 
format for the coordinate points of wire structures is pref- 
erably set up in this manner, with points being designated 
along the center of the wire structure for the end points and 
each bend. 
The wire structure 250 is then converted into a set of 
vertices 261-270 around its perimeter. An extension of half 
the width, W, of the wire 250 is added at the end points 251, 
255. Thus, wire end vertices 261, 271 and 265, 266 are 
extended 5 units (i.e., %*W) in the x-direction from end 
points 251, 255, respectively. A set of line segments 
271-280 is then determined (see step 208) using the vertices 
261-270, thereby defining (or at least approximating) the 
perimeter of the wire 250. 
FIGS. 2D and 2E illustrate in greater detail the step (224) 
of converting CIF file wire data into vertices for a wire 
structure having at least one bend. The wire 281 has a width 
of 10 units and three CIF coordinate points 282-284. The 
lines (or bend vectors) 287, 288 extend from a bend coor- 
dinate point 283 through end coordinate points 283, 284 to 
form a bend angle, 4. The first bend vector 287 defines an 
S 
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Angle 1, which is a 225" angle from the x-axis, which is at 
0". The second bend vector 288 defines and Angle 2, which 
is 315" from the x-axis. 
Vertices 285,286 at the bend point 283 are determined by 
first defining (step 291, see FIG. 2E) a bisector angle, 8, 
bisecting the bend angle, 4. The bisector angle in this case 
is 270" from the x-axis. The next step (292) is to extend a 
first bisector vector 289 from the bend point 286 in the 
direction of the bisector angle, 8, and a second bisector 
vector 290 in the opposite direction (i.e., 180" from the first 
bisector vector 289). Afirst angle difference, 0, between one 
of the bend vectors 287,288 and the first bisector vector 289 
is determined (293), and a second angle difference, y, 
between one of the bend vectors 287, 288 and the second 
bisector vector 290 is determined (294). 
The first bend vertex 285 is determined (295) by finding 
a distance, h, and setting the first bend vertex 285 on the first 
bisector vector 289 at the distance h from the bend point 283, 
where: 
h=l (W/Z)/(sin (fi *nil 8o)l. (Eq.1) 
The second bend vertex 285 is determined (296) to be on the 
second bisector vector 290 the distance h from bend point 
283. Equation 1 provides an h of 7.1 for the example of FIG. 
2D, because: Il0/2(sin (45*3.14159/180)1=7.1. It will be 
recognized that step 294, in which the second angle 
difference, y, is found, is optional. Moreover, it will be 
recognized that Equation 1 can be modified, such that the 
distance h is determined using the second angle difference, 
y, in place of the first angle difference, 0. 
The changes in the x- and y-directions when converting 
the bend point 283 into the two bend vertices 285, 286 can 
also be calculated using the following equations: 
Vx=cos (e*n/lSO)*h, and (Eq. 2) 
Vy=sin (e*n/lSO)*h. (Eq. 3) 
Equation 2 provides a Vx of zero in the example of FIG. 2D. 
(Vx=cos (270*3.14159/180)*7.1=0.) Equation 3 provides a 
Vy of -7.1. (Vy=sin (170*3.14159/180)*7.1=-7.1.) 
The next step in the method of FIG. 1 (i.e., step 108) is to 
determine user defined layer connections between conduc- 
tive layers. The chip may be designed with various electrical 
connections between the conductive layers that allow cur- 
rent to flow from one conductive layer to another conductive 
layer. These layer connections are user-defined and cannot 
be determined from the CIF file. Thus, the user defines those 
connections in step 108. The layer connections may include 
vias as well as other types of layer connections. A "via" is 
a conductive structure that is formed by a conductive "via" 
layer. The perimeter of a via structure is contained within 
another conductive. The process for locating vias will be 
explained below in connection with FIG. 4. 
FIG. 3 is a flow diagram showing in greater detail the step 
(110) of testing interconnections between all the structures 
on the chip. A list is created for each structure indicating the 
other structures to which it is connected. This is done by 
finding overlapping structures, which can be determined by 
checking for points of intersection between the perimeters of 
the structures. Structures whose perimeters intersect are 
electrically connected. The perimeter of every structure is 
tested against the perimeter of every other structure on the 
chip to determine all points of intersection and thus all 
connected structures on the chip. An array or list of con- 
nected structures may be stored for each structure. 
The first step in testing electrical connectivity of struc- 
tures on the chip is to select (302) a first structure, S1, and 
5,949,986 
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then select (304) a second structure, S2, where S2=Sl+l.  
Next, S1  and S2 are checked to determine if they are on the 
same layer (306). If they are, a first line segment, L1, 
defining a portion of the perimeter of S1, is determined 
(308), and then a second perimeter line segment, L2, is 
determined for S2 (310). A check is made to determine 
whether L1 and L2 intersect (312). If they do, the perimeters 
of S1 and S2 also intersect (314), and S2 is added to Sl’s  list 
of connected structures (316). The check made in step 312 
need not be performed, however, if the line segments L1 and 
8 
layer connection causes the method to conclude (330) that 
S1  and S2 are not electrically connected, and the process 
continues to step 318. On the other hand, concluding in step 
333 that S1  and S2 may be connected by a layer connection 
s causes the method to continue to step 308 to check whether 
S1  and S2 are overlapping structures. 
The process for testing connections between structures of 
step 110 can be adopted for curved structures. For example, 
the perimeter of a circular structure is defined by an equa- 
i o  tion. This equation is substituted in step 110 for the line 
L2 are parallel, because parallel line segments will have no segments defining the perimeter of polygonal structures. The 
point of intersection. equation is then compared to the line segments or equations 
S2is then checked (318) to determine if it is the last of another structure to determine if the curved structure is 
structure to be checked for connectivity with S1. Thus, it connected to the other structure. 
must be determined whether all structures have been is FIG. 4 is a flow diagram illustrating in greater detail step 
checked for connectivity with S1  before selecting a next S1. 334 of determining whether a suspected via, V1, is contained 
Anext S2 structure is selected (320) to test for connectivity within another structure, S1. Avia cannot be detected using 
with S1  if the current S2 was not the last structure. The next the overlapping line segment test for other structures 
S2 is incremented from the current S2 (i.e., next S2=current described above, because a via is contained within another 
S2+1). The method then loops back to step 306. 20 structure. Thus, the line segments of a via will not intersect 
It may be determined in step 312 that L1 and L2 do not the containing structure. Accordingly, the following steps 
intersect, in which case the method checks whether L2 is the are performed to locate vias. 
last line segment of S2 (322). A next L2 line segment of S2 The first step (402) is to obtain a first line segment, LV, of 
is fetched (324) if the response to step 322 is negative. On the suspected via structure, V1. Two vectors are created, 
the other hand, if it is determined in step 322 that the L2 line zs LVecl and LVec2, from LV (404). The vectors preferably 
segment being examined is the last line segment of S2, the begin from the same point along LV and extend substantially 
method checks (326) to see if the L1 line segment being infinitely from that point in opposite directions. Vector 
tested is the last line segment of S1. The next L1 line counters, C11 and C12, are then defined and set to zero 
segment of SI is fetched (328) if the previous L1 was not the (406). Next, a first line segment, LS, of structure S1 is 
last line segment of S1, and the method loops back to step 30 obtained (408), and a determination is made (410) whether 
310. On the other hand, determining that the L1 being tested LS and LVecl intersect. Counter C11 is incremented by one 
is the last line segment of S1  means that S1  and S2 are not (412) if LS and LVecl do intersect, and, in either event, the 
connected, and the method continues to step 318 to check if method checks whether LS and LVec2 intersect (414). 
the S2 being tested is the last structure to be tested. Counter C12 is incremented by one (416) if LS and LVec2 
Determining in step 306 that S1  and S2 are not on the 3s do intersect, and, in either event, the method checks (418) 
same layer causes the method to check whether the two whether the current LS is the last line segment of S1. A next 
structures are a possible via connection (332). This is done LS is obtained (420) if the current LS is not the last line 
by examining both S1 and S2 to determine if either structure segment of S1, the process loops back to step 410, and the 
is on a via layer. If either S1  or S2 is on a via layer, and the new LS is checked for intersection with LVecl and LVec2. 
other structure is on a conductive layer adjacent to the via 40 The process checks (422) whether either C11 or C12 is 
layer, the method determines (334) whether the suspected even if the current LS is the last line segment of S1  to be 
via structure (either S1  or S2) is contained within the other tested. Adetermination that either C11 or C12 is even means 
structure and is thus a via. The process for determining that the suspected via, V1, is not contained within S1  (424) 
whether the suspected via is contained within the other and that, therefore, no via connection exists. The process 
structure is described in greater detail below, in connection 4s then concludes. On the other hand, a determination that 
with the description of FIG. 4. The method continues to step either C11 or C12 is odd causes the process to check (426) 
330 if it is determined that the suspected via is not contained whether the current LV is the last line segment of the 
within the other structure. On the other hand, S1  and S2 are suspected via, V1. Adetermination that the current LV is the 
found to be connected (336) if the via is contained within last line segment of V1 means that V1 is contained within S1 
another structure, and S2 is added to Sl’s  list of connected SO (428) and that a via connection has been found. The process 
structures (336). then concludes. On the other hand, the next line segment LV 
The method then continues to step 318, where it is of V1 must be obtained (430) if the current LV is not the last 
determined whether S2 is the last structure from the list of line segment, and the process loops back to step 404. Then, 
structures to be tested for connectivity with S1. If S2 is the new vectors are created from the new LV, and points of 
last such structure, the method determines whether the ss intersection are tested in the same fashion. 
current S1  is the last structure to be tested for connectivity Thus, the process for locating vias involves determining, 
(338). The next S1 structure is fetched (340) if the current S1  for each vector, the number of times the vector intersects the 
is not the last structure to be tested, where the next S1 is perimeter of structure S1. V1 is contained within S1, and is 
equal to the current S1  incremented by one (i.e., next therefore a via, if each vector of V1 intersects the perimeter 
Sl=current S1+1). On the other hand, connectivity testing is 60 of S1 an odd number of times. 
complete (342) if S1 is the last structure to be tested. The last step (112) in the method of FIG. 1 is to determine 
Determining in step 332 that no possible via connection all possible electrically connective paths on the chip, pref- 
exists causes the method to determine (333) if S1  and S2 erably using recursive techniques. The following example 
may be connected by a different type of layer connection, illustrates the recursive process of the present invention. A 
other than a via connection. This is done by examining the 65 chip is defined as having structures 1 through N. Each 
userdefined layer connections of step 108. A determination structure, S, has its own list of other structures, 1 through C, 
in step 332 that S1  and S2 cannot be connected by such a that are immediately connected to S. For example, TABLE 
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1 below contains a list of four structures (1-4) and the other 
structures to which those structures are immediately con- 
nected: 
TABLE 1 
STRUCTURE NUMBER CONNECTED STRUCTURES 
2 
1, 4, 5 
5, 8, 10 
2, 10, 22, 434 
It can be deduced by association that structure 1 of TABLE 
1 is connected to structure 434. 
The most efficient way for a computer program to search 
through an extremely large data table (similar to that of 
TABLE 1) is to use recursion. Each structure is used as a 
starting point. The starting structure is searched for con- 
nected structures. Successive structures are added at every 
connected structure, and the successive structures are also 
searched for connecting structures, until all possible con- 
nections are searched and located from the starting structure. 
The totality of connections provides all electrically connec- 
tive paths on the chip. 
TABLE 2, which follows, provides pseudo-code for the 
recursive process of the present invention. Preferably, only 
the structures defined as probe pads are used as starting 
points, instead of any random conductive structure on the 
chip. This significantly reduces processing time. 
TABLE 2 
N = total # of structures; 
Visiteblist[ ] = list of structures that have been accounted 
for@ i = 1; i 5 N, i++) { 
for and are not to be repeated; 
Clear VisitedLlist[ 1; 
Recurse(i); 
I 
int Recurse(int start) { 
C= total # of structures connected to structure(start); 
add structure(start) to Visiteblist[ 1; 
for(int j = 0; j 5 c; j++) { 
test-structure = connected structurefi) of 
if(test-structure is not on Visited-list) { 
structure(start); 
add test-structure to structure(i)'s new list 
Recurse(testLstructure); 
of connected structures; 
I 
else continue looping through test-structures; 
I 
return(0); 
I 
An exemplary MMD chip 500 is shown in FIG. 5, in 
which a cut-away region of the chip 500 is shown from a 
perspective view. The chip 500 has several probe pads 502, 
504, 506, 508, two conductive layers 510, 512, and a 
non-conductive layer 514. It will be recognized that the chip 
500 may have many additional conductive and non- 
conductive layers. Each conductive layer may be of a 
different conductor or metal type, including permalloy and 
connect layers. The chip 500 has a via 516 connecting the 
conductive layers 510, 512, through which current passes. 
The probe pads 502, 504, 506, 508 are connected by a 
series of conductive structures-boxes 514, 516, polygons 
518, 520, and wires 522, 524. Current passes between 
overlapping structures that are on the same layer. Probe pads 
502 and 504 are connected to one another by box 514, 
overlapping polygon 518, and overlapping wire 522. Probe 
pads 506 and 508 are electrically connected to one another 
by box 516, overlapping polygon 520, and overlapping wire 
524. 
10 
Via 516 provides an electrical connection between wire 
522 on conductive layer 510 and conductive layer 512. 
Therefore, probe pads 502 and 504 are electrically con- 
nected to conductive layer 512. The method of the present 
s invention determines that structure 516 is a via because it is 
completely contained within another structure, namely, wire 
522. 
The present invention tests electrical continuity between 
the probe pads on exemplary chip 500 by the preferred 
i o  method of FIG. 1. Thus, the design of the chip 500 is read 
into a geometric CIF data file (104). The perimeter of each 
conductive structure (i.e., the probe pads 502,504,506,508; 
boxes 514,516; polygons 518,520; wires 522,524; and via 
516) is then determined (106), and the connections between 
IS the conductive layers 510, 512 are determined (108). The 
only connection between the conductive layers 510, 512 on 
chip 500 is via 516. Each structure is then tested (110) to 
determine all other structures to which that structure is 
connected. All possible connective paths may then be traced 
The present invention may be implemented in hardware, 
firmware, software, or a combination of the three. 
Preferably, however, the invention is implemented in a 
computer program, which is preferably written in C++ 
25 language and uses two Unix programming tools, Lex and 
Yacc, to recognize and parse the data. The computer pro- 
gram is executed on a programmable computer having a 
processor, a data storage system, volatile and non-volatile 
memory and/or storage elements, at least one input device, 
30 and at least one output device. Program code is applied to 
input data to perform the functions described herein and 
generate output information. The output information is 
applied to one or more output devices, in known fashion. 
The computer program, once compiled, is preferably 
35 equipped with several command functions. A first command 
allows the program user to view a list of structures and their 
location on the chip. A second command allows the user to 
view the entire net list of structures, showing the type of 
structure (i.e., probe pad, via, wire, etc.), and the vertices 
40 describing its perimeter. This second command is useful for 
tracing errors in chip design. A third command allows the 
user to view a list of structures to which a specified structure 
is connected. This permits the user to locate the structure at 
which a conductive break occurred and, using the second 
45 command, provides the location of that structure. A fourth 
command prompts the user to enter two or more structures 
(e.g., probe pads) and tests whether they are connected to 
each other. The fifth command prompts the user to enter a 
probe pad number and creates a CIF file for that pad that can 
SO be read back into L-EDIT. The CIF file contains all the 
connections associated with that probe pad, allowing the 
user to see the connected path, or, in the case of an error, to 
see where the error occurred in the chip design. 
FIG. 6 shows a block diagram of an exemplary program- 
ss mable processing system (computer) 600. The computer 600 
preferably includes a processor 602, a random access 
memory (RAM) 604, a program memory 606 (preferably a 
writable read-only memory (ROM), such as a flash ROM), 
a hard drive controller 608, a video controller 610, and an 
60 input/output (I/O) controller 612 coupled by a CPU bus 614. 
The hard drive controller 608 is coupled to a hard disk 
616, which may be used for storing application programs, 
including programs embodying the present invention, and 
data. The I/O controller 612 is coupled by means of an I/O 
65 bus 618 to an I/O interface 620. The I/O interface 620 
receives and transmits data in analog or digital form over 
communication links, such as a serial link, local area 
20 using recursion (112). 
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network, wireless link, or parallel link. Also coupled to the 
I/O bus 618 is a display 622 and keyboard 624. 
Alternatively, separate connections (separate buses) may be 
used for the I/O interface 620, display 622 and keyboard 
624. The computer system 600 may be preprogrammed, or 
it may be programmed (and reprogrammed) by loading a 
program from another source (e.g., a floppy disk, CD-ROM, 
or another computer). 
Each computer program is preferably stored on a storage 
media or device (e.g., program memory 606 or magnetic 
diskette) readable by a general or special purpose program- 
mable computer, for configuring and operating the computer 
when the storage media or device is read by the computer to 
perform the procedures described in this specification. The 
invention may also be considered to be implemented as a 
computer-readable storage medium, configured with a com- 
puter program, where the storage medium so configured 
causes a computer to operate in a specific and predefined 
manner to perform the steps of the invention. 
Although only a few embodiments have been described 
above, those having ordinary skill in the art will readily 
realize that many modifications are possible without depart- 
ing from the advantageous teaching herein. For example, the 
structures may be tested to determine their resistivity, allow- 
ing predictions to be made of the resistance between each 
connection on the chip. This is done by meshing (or 
triangulating) the path between two probe pads and then 
using a finite elements method, in known fashion, to solve 
for the resistance. Other similar modifications will also be 
apparent to those having ordinary skill in the art and are 
intended to be encompassed within the following claims. 
What is claimed is: 
1. Amethod for verifying electrical connectivity of at least 
a portion of a defective chip design characterized by a 
plurality of overlapping conductive layers, each overlapping 
conductive layer provided with an associated set of conduc- 
tive structures disposed thereon, the conductive structures 
collectively cooperatively defining electrically-linked paths 
devoid of active electrical devices, capacitors, and inductors, 
the method comprising: 
identifying a location of each conductive structure includ- 
ing the associated layer; 
identifying layer connections conductively joining con- 
ductive Structures on different layers; and 
verifying, on the basis of the identified locations of each 
conductive structure and the identified layer 
connections, electrical connectivity of the electrically- 
linked paths. 
2. The method of claim 1, 
wherein each conductive structure has a perimeter; and 
wherein said identifying a location includes defining, for 
each conductive structure, the perimeter of the conduc- 
tive structure, and wherein the step of verifying 
includes determining, for each conductive structure, 
points of intersection between the perimeter of the 
conductive structure and the perimeter of at least all 
conductive structures in spatial proximity thereto. 
3. The method of claim 2, 
wherein the portion includes a plurality of polygonal 
conductive structures located on a first conductive layer 
and at least one via electrically connecting the first 
conductive layer to a second conductive layer, 
wherein said defining the perimeter of each conductive 
structure includes determining, for each polygonal con- 
ductive structure, a set of line segments defining the 
perimeter of each polygonal conductive structure, and 
wherein said identifying conductive layer connections 
4. The method of claim 2, wherein each electrically- 
linked path includes at least two probe pads, separated by at 
s least one conductive structure, for electrically connecting to 
an external electrical device. 
5 .  The method of claim 4, wherein the verifying includes 
tracing all electrically-linked paths between available probe 
pads using recursion. 
6. The method of claim 2, wherein at least one perimeter 
is polygonal, the method further comprising: 
defining for each perimeter a set of line segments, 
said determining points of intersection comprising deter- 
mining points of intersection between the set of line 
segments associated with the polygonal perimeter and 
the set of line segments for each perimeter of at least all 
conductive structures in spatial proximity. 
7. The method of claim 6, wherein each line segment is 
comprised of a set of vertices generated as a function of the 
2o location of the perimeter of an associated conductive struc- 
ture on a known layer. 
includes locating the at least one via. 
i o  
8. The method of claim 6, 
wherein the portion includes at least one via, of known 
perimeter, electrically connecting the first conductive 
layer to a second conductive layer, 
wherein said identifying layer connections includes iden- 
tifying that the perimeter of the via is contained within 
the perimeter of a conductive structure, and 
wherein the step of verifying includes verifying the elec- 
trical conductivity of any electrically-linked path 
including the at least one via. 
9. The method of claim 2, wherein said determining points 
of intersection includes the step of identifying, for each 
35 conductive structure, a list of conductive structures to which 
such conductive structure is electrically connected. 
10. The method of claim 7, wherein the polygonal perim- 
eter is defined by at least one box, with each box defined by 
a length, width, and a center point, and wherein the set of 
4o vertices are generated by converting the length, the width 
and the center point of the box into a set of vertices along the 
perimeter of the box. 
11. The method of claim 7, wherein the polygonal perim- 
eter is defined by a wire, with each wire defined by a width, 
45 and a set of points, and wherein the set of vertices are 
generated by converting the width and the set of points of the 
wire into a set of vertices along the perimeter of the wire. 
12. A method of verifying electrical connectivity of at 
least a portion of a defective chip design characterized by a 
plurality of overlapping conductive layers, each overlapping 
conductive layer provided with an associated set of conduc- 
tive structures disposed thereon, the conductive structures 
collectively cooperatively defining electrically-linked paths 
devoid of active electrical devices, capacitors, and inductors, 
identifying a location of each conductive structure includ- 
ing the associated layer; 
identifying layer connections conductively joining con- 
ductive structures on different layers; and 
verifying, on the basis of the identified locations of each 
conductive structure and the identified layer 
connections, electrical connectivity of the electrically- 
linked paths, 
further wherein each conductive structure has a perimeter, 
at least one of the perimeters being polygonal, the step 
of identifying a location includes defining, for each 
conductive structure, the perimeter of the conductive 
25 
3o 
55 the method comprising: 
60 
65 
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structure, and said verifying includes determining, for 
each conductive structure, points of intersection 
between the perimeter of the conductive structure and 
the perimeter of at least all conductive structures in 
spatial proximity thereto; 
defining, for each perimeter, a set of line segments, 
said determining points of intersection comprising deter- 
mining points of intersection between the set of line 
segments associated with the polygonal perimeter and 
the set of line segments for each perimeter of at least all 
conductive structures in spatial proximity, 
each line segment being comprised of a set of vertices 
generated as a function of the location of the perimeter 
of an associated conductive structure on a known layer, 
wherein the polygonal perimeter is defined by a wire, with 
each wire defined by a width, and a set of points, and 
wherein the set of vertices are generated by converting 
the width and the set of points of the wire into a set of 
vertices along the perimeter of the wire; 
wherein a wire being converted has at least one bend 
having a bend point at approximately the bend in the 
wire, the bend point being included in the set of points, 
the bend being defined by a bend angle, the bend angle 
being defined by two bend vectors; and wherein the 
step of converting the width and the set of points into 
a set of vertices for the converted wire further includes: 
determining a bisector angle at the bend, 
extending a first bisector vector from the bend in the 
direction of the bisector angle and a second bisector 
vector from the bend in a direction of 180 degrees 
from the direction of the first bisector vector, 
determining an angle difference between either the first 
bisector vector or the second bisector vector and one 
of the bend vectors, 
setting a first bend vertex of the wire at a distance h 
from the bend point along the first bisector vector, 
the distance h being determined from the angle 
difference and the width of the wire, and 
setting a second bend vertex of the wire at the distance 
h from the bend point along the second bisector 
vector. 
13. A method of verifying electrical connectivity of at 
least a portion of a defective chip design characterized by a 
plurality of overlapping conductive layers, each overlapping 
conductive layer provided with an associated set of conduc- 
tive structures disposed thereon, the conductive structures 
collectively cooperatively defining electrically-linked paths 
devoid of active electrical devices, capacitors, and inductors, 
the method comprising: 
identifying a location of each conductive structure includ- 
ing the associated layer; 
identifying layer connections conductively joining con- 
ductive structures on different layers; and 
verifying, on the basis of the identified locations of each 
conductive structure and the identified layer 
connections, electrical connectivity of the electrically- 
linked paths, 
wherein each conductive structure has a perimeter, at least 
one of the perimeters being polygonal; 
wherein said identifying a location includes defining, for 
each conductive structure, the perimeter of the conduc- 
tive structure, and wherein said verifying includes 
determining, for each conductive structure, points of 
intersection between the perimeter of the conductive 
structure and the perimeter of at least all conductive 
structures in spatial proximity thereto; 
14 
defining, for each perimeter, a set of line segments, 
said determining points of intersection comprising deter- 
mining points of intersection between the set of line 
segments associated with the polygonal perimeter and 
the set of line segments for each perimeter of at least all 
conductive structures in spatial proximity, 
wherein the portion includes at least one via, of known 
perimeter, electrically connecting the first conductive 
layer to a second conductive layer, 
wherein said identifying layer connections includes iden- 
tifying that the perimeter of the via is contained within 
the perimeter of a conductive structure, and 
wherein said verifying includes verifying the electrical 
conductivity of any electrically-linked path including 
the at least one via, 
wherein said identifying that the perimeter of the via is 
contained within the perimeter of a conductive 
structure, further comprises: 
generating a line equation for each line segment defin- 
ing the perimeter of a selected conductive structure; 
for each line equation, counting the number of times a 
line defined by the line equation intersects the con- 
taining conductive structure; and 
determining that the selected conductive structure is 
contained within the containing conductive structure 
if each of the lines intersects the perimeter of the 
containing conductive structure an odd number of 
times. 
14. A method of verifying electrical connectivity of at 
30 least a portion of a defective chip design characterized by a 
plurality of overlapping conductive layers each overlapping 
conductive layer provided with an associated set of conduc- 
tive structures disposed thereon, the conductive structures 
collectively cooperatively defining electrically-linked paths 
3s devoid of active electrical devices, capacitors, and inductors, 
the method comprising: 
40 
4s 
so 
5s 
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identifying a location of each conductive structure includ- 
ing the associated layer; 
identifying layer connections conductively joining con- 
ductive structures on different layers; and 
verifying, on the basis of the identified locations of each 
conductive structure and the identified layer 
connections, electrical connectivity of the electrically- 
linked paths, 
wherein each conductive structure has a perimeter, at least 
one of the perimeters being polygonal, 
wherein said identifying a location includes defining, for 
each conductive structure, the perimeter of the conduc- 
tive structure, and, wherein said verifying includes 
determining, for each conducive structure, points of 
intersection between the perimeter of the conductive 
structure and the perimeter of at least all conductive 
structures in spatial proximity thereto; 
defining, for each perimeter, a set of line segments, said 
determining points of intersection comprising deter- 
mining points of intersection between the set of line 
segments associated with the polygonal perimeter and 
the set of line segments for each perimeter of at least all 
conductive structures in spatial proximity, 
further wherein at least one perimeter is curved, the 
method further comprising determining an equation for 
each curved perimeter, and wherein said determining 
points of intersection further comprises determining, 
for each curved perimeter, points of intersection 
between the equation and all other curved perimeters 
and between the equation and all polygonal perimeters. 
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15. A computer program €or testing electrical connections line segment for each conductive structure against all line 
between conductive structures associated with a chip or chip segments on the microchip or microchip design to determine 
design, which conductive structures collectively coopera- if the tested line segment intersects any other line segments. 
tively define electrically-linked paths devoid of active elec- 18. Amethod for testing electrical continuity on a chip or 
trical devices, capacitors, and inductors, the chip or chip s chip design, comprising: 
design having a plurality of layers, each conductive structure 
having a perimeter, the chip or chip design including among 
said conductive structures a plurality of polygonal conduc- 
tive structures, each polygonal conductive structure being 
located on a known layer, the computer program residing on IO 
a computer-readable medium of a computer, the computer 
program comprising instructions for causing the computer 
to: 
determine, for each said polygonal conductive structure, a 
set of line segments defining the perimeter of the 1s 
polygonal conductive structure; 
determine conductive layer connections between each of 
said plurality of layers; 
determine, for each polygonal conductive structure, 2o 
points of intersection between the set of line segments 
of that conductive structure and the set of line segments 
of all other polygonal conductive structures on the chip 
or chip design; and 
test electrical connections between selected conductive 2s 
structures using the layer connections and the points of 
selecting a chip or chip design to be tested, the chip or 
chip design having a plurality of layers and a plurality 
of structures, each structure having a perimeter, the 
structures including a plurality of polygonal structures, 
each polygonal structure being located on a known 
layer, the chip or chip design being devoid of active 
electrical devices, capacitors, and inductors; 
determining, for each polygonal structure, a set of line 
segments defining the perimeter of the polygonal struc- 
ture; 
determining conductive layer connections between each 
of the plurality of layers; 
determining, for each polygonal structure, points of inter- 
section between the set of line segments of that polygo- 
nal structure and the set of line segments of all other 
polygonal structures on the chip or chip design; and 
testing electrical connections between structures using the 
conductive layer connections and the points of inter- 
section. 
19. A computer program for testing electrical continuity - -  
intersection. on a microchip or microchip design, the computer program 
residing on a computer-readable medium of a computer, the 
computer program comprising instructions for causing the 
16. A method for finding electrical short circuits on a 
microchip or microchip design having a plurality of electri- 
cally interconnected conductive structures collectively 30 computer to: 
cooperatively defining electrically-linked paths devoid of 
active electrical devices, capacitors, and inductors, each said 
conductive structure having a perimeter, the microchip or 
microchip design having a plurality of layers, the conductive 
structures including vias between at least some of the layers, 35 
the method comprising: 
determining a set of vertices along the perimeter for each 
conductive structure; 
determining, for each conductive structure, a set of line 
segments connecting the vertices of the conductive 40 
structure, the set of line segments defining the perim- 
eter of the conductive structure; 
determining points of intersection between the set of line 
segments for each conductive structure to obtain over- 
lapping conductive structures; 
locating the vias by determining the conductive 
structures, if any, that are contained within the set of 
line segments of another conductive structure; 
checking continuity of an electrical path between conduc- 50 
tive structures using the points of intersection and the 
vias. 
17. The method of claim 16, wherein the step of deter- 
mining points of intersection further includes testing each 
4s 
recognize a microchip or microchip design to be tested, 
the microchip or microchip design having a plurality of 
layers and a plurality of structures, each structure 
having a perimeter, the structures including a plurality 
of polygonal structures, each polygonal structure being 
located on a known layer, the microchip or microchip 
design being devoid of active electrical devices, 
capacitors, and inductors; 
determine, for each polygonal structure, a set of line 
segments defining the perimeter of the polygonal struc- 
ture; 
determine conductive layer connections between each of 
the plurality of layers; 
determine, for each polygonal structure, points of inter- 
section between the set of line segments of that polygo- 
nal structure and the set of line segments of all other 
polygonal structures on the microchip or microchip 
design; and 
test electrical connections between structures using the 
conductive layer connections and the points of inter- 
section. 
* * * * *  
